OpenBTS: E110 Cek Daughter Board

From SpeedyWiki

Jump to: navigation, search

Contents

[edit] LED di Muka

LED di muka akan berguna untuk melakukan debugging hardware dan software.

LED A: transmitting
LED B: fpga loaded
LED C: receiving
LED D: fpga loaded
LED E: reference lock
LED F: board power

[edit] Ubah Master Clock ke 52MHz

Untuk keperluan OpenBTS kita perlu mengubah master clock ke 52MHz. Hal ini dapat dilakukan menggunakan perintah

uhd_usrp_probe --args="master_clock_rate=52e6"

Ini tidak permanen rupanya

[edit] Cek Menggunakan uhd_find_devices

ketik

uhd_find_devices 

Hasilnya

linux; GNU C++ version 4.5.3 20110311 (prerelease); Boost_104500; UHD_003.004.000-7dc76db

--------------------------------------------------
-- UHD Device 0
--------------------------------------------------
Device Address:
    type: e100
    node: /dev/usrp_e0
    name: 
    serial: EBR10Z9E2


[edit] Cek Menggunakan usrp-e-loopback

cd /usr/local/share/uhd/usrp_e_utils
./usrp-e-loopback --duration 10

[edit] Cek Menggunakan usrp-e-wb-test

cd /usr/local/share/uhd/usrp_e_utils
./usrp-e-wb-test

[edit] Cek Menggunakan uhd_usrp_probe

Tulis

uhd_usrp_probe
uhd_usrp_probe --args="model=E110"

Hasilnya

linux; GNU C++ version 4.5.3 20110311 (prerelease); Boost_104500; UHD_003.004.000-7dc76db

-- Opening device node /dev/usrp_e0...
-- Initializing FPGA clock to 64.000000MHz...
-- USRP-E100 clock control: 10
--   r_counter: 2
--   a_counter: 0
--   b_counter: 20
--   prescaler: 8
--   vco_divider: 5
--   chan_divider: 5
--   vco_rate: 1600.000000MHz
--   chan_rate: 320.000000MHz
--   out_rate: 64.000000MHz
-- 
-- Performing wishbone readback test... pass
  _____________________________________________________
 /
|       Device: E-Series Device
|     _____________________________________________________
|    /
|   |       Mboard: E110 (euewanee)
|   |   vendor: 3
|   |   device: 1
|   |   revision: 4
|   |   content: 0
|   |   model: E110
|   |   serial: EBR10Z9E2
|   |   
|   |   Time sources: none, external, _external_
|   |   Clock sources: internal, external, auto
|   |   Sensors: ref_locked
|   |     _____________________________________________________
|   |    /
|   |   |       RX DSP: 0
|   |   |   Freq range: -32.000 to 32.000 Mhz
|   |     _____________________________________________________
|   |    /
|   |   |       RX DSP: 1
|   |   |   Freq range: -32.000 to 32.000 Mhz
|   |     _____________________________________________________
|   |    /
|   |   |       RX Dboard: A
|   |   |   ID: RFX1800 (0x0034)
|   |   |   Serial: E1R11X8R8
|   |   |     _____________________________________________________
|   |   |    /
|   |   |   |       RX Subdev: 0
|   |   |   |   Name: RFX RX
|   |   |   |   Antennas: TX/RX, RX2, CAL
|   |   |   |   Sensors: lo_locked, rssi
|   |   |   |   Freq range: 1500.000 to 2100.000 Mhz
|   |   |   |   Gain range PGA0: 0.0 to 70.0 step 0.0 dB
|   |   |   |   Connection Type: QI
|   |   |   |   Uses LO offset: No
|   |   |     _____________________________________________________
|   |   |    /
|   |   |   |       RX Codec: A
|   |   |   |   Name: ad9522
|   |   |   |   Gain range pga: 0.0 to 20.0 step 1.0 dB
|   |     _____________________________________________________
|   |    /
|   |   |       TX DSP: 0
|   |   |   Freq range: -32.000 to 32.000 Mhz
|   |     _____________________________________________________
|   |    /
|   |   |       TX Dboard: A
|   |   |   ID: RFX1800 (0x0035)
|   |   |   Serial: E1R11X8R8
|   |   |     _____________________________________________________
|   |   |    /
|   |   |   |       TX Subdev: 0
|   |   |   |   Name: RFX TX
|   |   |   |   Antennas: TX/RX, CAL
|   |   |   |   Sensors: lo_locked
|   |   |   |   Freq range: 1500.000 to 2100.000 Mhz
|   |   |   |   Gain Elements: None
|   |   |   |   Connection Type: IQ
|   |   |   |   Uses LO offset: Yes
|   |   |     _____________________________________________________
|   |   |    /
|   |   |   |       TX Codec: A
|   |   |   |   Name: ad9522
|   |   |   |   Gain range pga: -20.0 to 0.0 step 0.1 dB


[edit] Compatibility Error

Kalau keluar Error

-- Performing wishbone readback test... pass
Error: RuntimeError: Expected FPGA compatibility number 9, but got 8:
The FPGA build is not compatible with the host code build.

SOLUSI:

Lakukan Instalasi UHD Image Tepatnya, download dari

http://files.ettus.com/binaries/master_images/
http://files.ettus.com/binaries/next_images/
http://files.ettus.com/binaries/uhd_stable/
tar zxvf uhd-images_003.004.003-205-g4896bf78.tar.gz
cd uhd-images_003.004.003-205-g4896bf78/share/uhd/images/
cp -Rf * /usr/share/uhd/images/
cp -Rf * /usr/local/share/uhd/images/

[edit] Cek Menggunakan lantency_test

Tulis perintah

cd /usr/share/uhd/examples
./latency_test 

Hasilnya

linux; GNU C++ version 4.5.3 20110311 (prerelease); Boost_104500; UHD_003.004.000-7dc76db

-- Opening device node /dev/usrp_e0...
-- Initializing FPGA clock to 64.000000MHz...
-- USRP-E100 clock control: 10
--   r_counter: 2
--   a_counter: 0
--   b_counter: 20
--   prescaler: 8
--   vco_divider: 5
--   chan_divider: 5
--   vco_rate: 1600.000000MHz
--   chan_rate: 320.000000MHz
--   out_rate: 64.000000MHz
-- 
-- Performing wishbone readback test... pass

UHD Warning:
    The hardware does not support the requested TX sample rate:
    Target sample rate: 25.000000 MSps
    Actual sample rate: 21.333333 MSps
Actual TX Rate: 21.333333 Msps...

UHD Warning:
    The hardware does not support the requested RX sample rate:
    Target sample rate: 25.000000 MSps
    Actual sample rate: 21.333333 MSps
Actual RX Rate: 21.333333 Msps...

ACK 999, UNDERFLOW 0, TIME_ERR 1, other 0

[edit] Cek Menggunakan USRP E Utils

Menggunakan usrp-e-loopback

/usr/share/uhd/usrp_e_utils/usrp-e-loopback 
setup memory mapped ring buffer... done
start write thread... 
start read thread... 
..........
seq_errors          0
checksum_errors     0
sent_words32        47972576
recvd_words32       47745124
approx send rate    4.79726Msps
approx recv rate    4.77451Msps


Menggunakan usrp-e-wb-test

/usr/share/uhd/usrp_e_utils/usrp-e-wb-test 
num pass: 0     num fail: 0
num pass: 1000000       num fail: 0
num pass: 2000000       num fail: 0
num pass: 3000000       num fail: 0
num pass: 4000000       num fail: 0
num pass: 5000000       num fail: 0
num pass: 6000000       num fail: 0
num pass: 7000000       num fail: 0
num pass: 8000000       num fail: 0
num pass: 9000000       num fail: 0
num pass: 10000000
num fail: 0


[edit] Cek usrp_siggen.py

Kita dapat mencek kemampunan transmit Daughter Board menggunakan perintah

uhd_siggen.py -f  900000000
uhd_siggen.py -f 1700000000
uhd_siggen.py -f 1800000000

Jika di monitor menggunakan usrp_fft.py di USRP1 di sisi lain akan tampak


[edit] Benchmark OFDM

[edit] di USRP1 RX

cd /usr/local/src/gnuradio-3.4.2/gnuradio-examples/python/digital
./benchmark_rx.py -f 18e8

Hasil

Requested RX Bitrate: 100k
Actual Bitrate: 100k
>>> gr_fir_fff: using SSE

[edit] di E110 TX

cd /usr/share/gnuradio/examples/digital/ofdm
./benchmark_tx.py -f 18e8

[edit] Referensi

[edit] Pranala Menarik

[edit] Persiapan

[edit] Script

[edit] OpenBTS 2.6

[edit] OpenBTS 2.8

[edit] Multi OpenBTS 2.8

[edit] OpenBTS 3.1.x

[edit] Ettus E110

[edit] Ettus N210

[edit] RangeNetworks

[edit] GPRS

[edit] Briker OpenBTS

[edit] FreeSWITCH OpenBTS

[edit] Power Amplifier

[edit] Lain Lain

[edit] Catatan Legal dan Pendukung

[edit] Catatan Sejarah

[edit] Dokumentasi Video

[edit] Perjuangan OpenBTS

Personal tools